NUST Institutions Library Catalogue catalog › Details for: Formal verification of network on chip (NoC) architecture

Normal view MARC view ISBD view

Formal verification of network on chip (NoC) architecture

By: Anam Zaman Material type: Text

TextPublisher: Islamabad NUST-SEECS 2015Description: 67p. ill.; CD ROMDDC classification: MSEE-3 ZAM Online resources: Click here to access online

Tags from this library: No tags from this library for this title. Log in to add tags.

Item type	Current location	Home library	Collection	Shelving location	Call number	Status	Date due	Barcode	Item holds
Thesis	Central Library (CL)	Central Library (CL)		Thesis	621.3 (Browse shelf)	Available		CL-T-3205
Thesis	Central Library (CL)	Central Library (CL)	REF	Reference	MSEE-3 ZAM (Browse shelf)	Available		SEECSP01764

Total holds: 0

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	MSCS-3 HAN Towards using NOSQL database systems for semantic web data	MSEE-3 AYU Formal verification of surgical robot control algorithm	MSEE-3 HAS Optimum design of RF MEMS capacitive shunt switch for switching and reconfigurable networks	MSEE-3 ZAM Formal verification of network on chip (NoC) architecture	MSEE-4 ARI Minimizing service downtime during live VM migration using predictive signaling mechanisms	MSEE-4 AWA Moving target detection using probabilistic data association filter	MSEE-4 FRA Simultaneous escape routing on PCB with steiner Nodes	Next

Supervisors: Dr. Osman Hasan, Dr. M. Shahzad Younis, Dr. Rehan Hafiz, Ms. Hira Taqdees

There are no comments on this title.

to post a comment.