Reconfigureable architecture for ISOMER implementation of FPGA

By: Akashah ShabbirMaterial type: TextTextPublisher: Islamabad NUST-SEECS 2015Description: 55p. 27cm. CD IncludesDDC classification: MSEE-4 SHA Online resources: Click here to access online
Tags from this library: No tags from this library for this title. Log in to add tags.
Item type Current location Home library Collection Shelving location Call number Status Date due Barcode Item holds
Thesis Thesis Central Library (CL)
Central Library (CL)
Thesis 621.3 MSEE-4 SHA (Browse shelf) Available CL-T-2520
Thesis Thesis Central Library (CL)
Central Library (CL)
Thesis 621.3 MSEE-4 SHA (Browse shelf) Available CL-T-3160
Project Report Project Report Central Library (CL)
Central Library (CL)
NFIC General Stacks MSEE-4 SHA (Browse shelf) Available SEECSP01829
Total holds: 0
Browsing Central Library (CL) shelves, Shelving location: Thesis Close shelf browser

Supervisors: Dr. Rehan Hafiz, Dr. Khawar Khurshid, Dr. Osman Hasan, Dr. Awais Mehmood Kamboh

There are no comments on this title.

to post a comment.
© 2023 Central Library, National University of Sciences and Technology. All Rights Reserved.