Computer architecture : (Include CD) a quantitative approach / John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau ... [et al.].
Publisher: Amsterdam ; Boston : Morgan Kaufmann, 2007Edition: 4th edDescription: 1 v. (various pagings) : ill. ; 24 cm. + 1 CD-ROM (4 3/4 in.)ISBN: 0123704901 (pbk. : alk. paper); 9780123704900Subject(s): Computer architecture | (Include CD)DDC classification: 004.22,HEN Online resources: Publisher description | Table of contents only
Contents:
Fundamentals of Computer Design (Page-1), Instruction Level Parallelism and its Exploitation (Page-66), Limits on Instruction-Level Parallelism (Page-154), Multiprocessors and Thread-Level Parallelism (Page-196),Memory Hierarchy Design (Page-288).Storage Systems (Page-358), APPENDIX A: Pipelining: Basic and Intermediate Concepts (Page A-2), APPENDIX B: Instruction Set Principles and Examples (Page B-2), APPENDIX C: Instruction Set Principles and Examples (Page C-2).
| Item type | Current location | Home library | Shelving location | Call number | URL | Status | Notes | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|---|---|
Book
|
Military College of Signals (MCS) | Military College of Signals (MCS) | Reference | 004.22,HEN (Browse shelf) | Link to resource | Available | Almirah No.17, Shelf No.2 | MCS33772 |
Total holds: 0
Browsing Military College of Signals (MCS) shelves, Shelving location: Reference Close shelf browser
Fundamentals of Computer Design (Page-1), Instruction Level Parallelism and its Exploitation (Page-66), Limits on Instruction-Level Parallelism (Page-154), Multiprocessors and Thread-Level Parallelism (Page-196),Memory Hierarchy Design (Page-288).Storage Systems (Page-358), APPENDIX A: Pipelining: Basic and Intermediate Concepts (Page A-2), APPENDIX B: Instruction Set Principles and Examples (Page B-2), APPENDIX C: Instruction Set Principles and Examples (Page C-2).
Click on an image to view it in the image viewer
There are no comments on this title.