Network processor design / editiors Patrick Crowley and Mark A Franklin

By: Patrick, CrowleyPublisher: London Elsevier 2005Edition: issues and practices, vol. 3Description: 318 pISBN: 0120884763Subject(s): NetWorksDDC classification: 004,NET
Contents:
Network Processors (Page-1), Supporting Mixed Real-Time Workloads In Multithreaded Processors With Segmented Instruction Caches (Page-9), Efficient Packet Classification With Digest Cashes (Page-33), Towards A Flexible Network Processor Interface For Rapidio, Hypertransport,And PCI Express (Page-55), A High Speed, Multithreaded TCP (Page-81), A Hardware Platform For Network Intrusion Detection And Prevention (Page-99), Packet Processing On A SIMD Stream Processor (Page-119), RNOS (Page-173), On The Feasibility Of Using Network Processors For DNA Queries (Page-197), Pipeline Task Scheduling On Network Processors (Page-219), Application Analysis And Resource Mapping For Heterogeneous Network Processors Architecture (Page-279).
Tags from this library: No tags from this library for this title. Log in to add tags.
Item type Current location Home library Shelving location Call number URL Status Notes Date due Barcode Item holds
Book Book Military College of Signals (MCS)
Military College of Signals (MCS)
General Stacks 004,NET (Browse shelf) Link to resource Available Almirah No.1, Shelf No.4 MCS32536
Total holds: 0

Network Processors (Page-1), Supporting Mixed Real-Time Workloads In Multithreaded Processors With Segmented Instruction Caches (Page-9), Efficient Packet Classification With Digest Cashes (Page-33), Towards A Flexible Network Processor Interface For Rapidio, Hypertransport,And PCI Express (Page-55), A High Speed, Multithreaded TCP (Page-81), A Hardware Platform For Network Intrusion Detection And Prevention (Page-99), Packet Processing On A SIMD Stream Processor (Page-119), RNOS (Page-173), On The Feasibility Of Using Network Processors For DNA Queries (Page-197), Pipeline Task Scheduling On Network Processors (Page-219), Application Analysis And Resource Mapping For Heterogeneous Network Processors Architecture (Page-279).

There are no comments on this title.

to post a comment.

Click on an image to view it in the image viewer

© 2023 Central Library, National University of Sciences and Technology. All Rights Reserved.