Switch level timing simulation of mos vlsi circuits
Material type:
TextPublisher: LONDON KLUWER 1989Description: 209PISBN: 0-89838-902-1DDC classification: 621.38173 RAO'S
| Item type | Current location | Home library | Shelving location | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
Book
|
College of Electrical & Mechanical Engineering (CEME) | College of Electrical & Mechanical Engineering (CEME) | General Stacks | 621.38173 RAO'S (Browse shelf) | Available | CEME-27288 |
Total holds: 0
Browsing College of Electrical & Mechanical Engineering (CEME) shelves, Shelving location: General Stacks Close shelf browser
| No cover image available | ||||||||
| 621.38173 POW'N POWER TRANSISTOR AND TTL INTEGRATED CIRCUIT APPLICATIONS | 621.38173 RAB Digital integrated circuits ,a design perspective | 621.38173 RAB Digital integrated Circuits | 621.38173 RAO'S Switch level timing simulation of mos vlsi circuits | 621.38173 SOC'A ANALOG INTEGRATED CIRCUITS | 621.38173 VLS'S VLSI TECHNOLOGY | 621.38173 VLS'S VLSI TECHNOLOGY, INTEGRATED CIRCUITS VERY LARGE SCALE INTEGRATION |
There are no comments on this title.