Verilog Digital System Design: Register Transfer Level Synthesis, Testbench and Verification

By: Navabi, ZainalabedinMaterial type: TextTextPublisher: New Dehli: Mc Graw Hill Education, 2013Edition: 2nd EditionISBN: 9780070252219Subject(s): Verilog Digital System DesignDDC classification: 621.392 NAV
Tags from this library: No tags from this library for this title. Log in to add tags.
Item type Current location Home library Shelving location Call number Status Date due Barcode Item holds
Book Book College of Electrical & Mechanical Engineering (CEME)
College of Electrical & Mechanical Engineering (CEME)
General Stacks 621.392 NAV (Browse shelf) Available CEME-47491
Total holds: 0

There are no comments on this title.

to post a comment.
© 2023 Central Library, National University of Sciences and Technology. All Rights Reserved.